May be a stupid question, but what are the pre-requisites for building a softcore for a FPGA? I need a practical answer from someone who has actually done it, cause there will some intricacies which google result may miss but you will know.

Please do reply :)